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ABSTRACT
We present a single-chip, low-power vision sensor 
capable of measuring local edge orientation across a wide 
field of view. The sensor was fabricated in a 0.5-^im 
CMOS process. Quadratic spatial filters were 
implemented using differential pairs and an “antibump” 
circuit to give a current-mode output signal. Small spatial 
filters requiring only nearest-neighbor connectivity were 
used for edge detection. The sensor is able to detect its 
orientation relative to the dominant horizontal and vertical 
edges in indoor, man-made environments. This sensor 
consumes only 120 |xW of power and could be used to 
control the attitude of an autonomous agent in an indoor 
environment.
1. INTRODUCTION
Small mobile platforms such as micro air vehicles 
(MAVs) require compact, low-power sensors to facilitate 
autonomous navigation. An important problem in aerial 
navigation is maintaining the proper attitude, or 
orientation with respect to the ground. Accelerometers 
may be used to sense the gravity vector, but this 
information is confounded with the self-acceleration 
inherent in flight.
In indoor man-made environments, vertical and 
horizontal edges dominate scenes, and diagonal edges are 
relatively rare. We propose that the dominance of 
horizontal and vertical edges could be used as a visual 
reference to determine attitude within a 90° range of 
uncertainty. A vision sensor that estimates local edge 
orientation over an extremely wide field of view could be 
used in concert with other sensors (i.e., accelerometers) to 
maintain correct attitude in a flying vehicle.
To estimate local edge orientation, we propose the 
use of quadratic spatial filters [I], A simple quadratic 
filter has an output o f the following form:




Here, a number of input voltages v,: correspond to image 
intensity in a number of adjacent pixels. These intensity 
values are multiplied by a number of weights w,:, which 
represent the coefficients of an FIR spatial filter. In this 
work, we use spatial filters with a finite extent instead of 
diffusor-based spatial filtering techniques [2], Filters 
resembling the oriented receptive fields observed in 
biological visual systems will return high magnitude 
responses to contrast edges, but the sign of the response 
will depend on the polarity of the edge. In other words, a 
black-to-white edge might elicit a strong positive 
response, while a white-to-black edge would elicit a 
strong negative response. To eliminate this sensitivity to 
edge polarity, we square the output of the linear filter, 
forcing all responses positive. A visual orientation sensor 
also employing oriented receptive fields, but not 
implementing a squaring operation, was reported in [3],
In this paper, we present a low-power, single-chip 
CMOS vision sensor capable of measuring local edge 
orientation across a wide field of view. We demonstrate 
that this sensor could be used to control the attitude of an 
autonomous agent in an indoor environment.
2. CIRCUIT DESIGN
We designed a chip with integrated imaging and focal- 
plane analog computation. For photodetection, we use 28 
|xm x 28 |xm well-substrate photodiodes connected to two 
diode-connected pFETs in series (see Fig. la). The 





where UT = kT/q is the thermal voltage, 0.7 is the gate 
coupling coefficient, and /0 ' s the subthreshold drain 
current at VGS = 0 [4],
To detect local edge orientation, we use spatial filters 
with six photoreceptor inputs drawn from nine possible
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photoreceptors. We restrict ourselves to a 3 x 3 grid so 
that only nearest-neighbor connectivity is required on the 
chip. Figs. lb and lc show two such filters tuned for 
vertical edges and edges tilted 30° to the right of vertical, 
respectively. Each filter consists of three positively- 
weighted inputs and three negatively-weighted inputs, 
with all weights having equal magnitude.
To build a quadratic filter, we must first convolve the 
filter impulse response with the image and then square the 
output of the filter. Given our six-input filters with equal 
magnitude weights, the desired response of our quadratic 
filter can be expressed as
Vp\ + Vp2 + Vpi - V„ (3)
The circuit used to approximate this computation is 
shown in Fig. Id. This spatial filtering circuit relies on 
the equal number of positive and negative weights in each 
filter to allow differential pairs to be used for the implicit 
subtraction. Positively- and negatively-weighted 
photoreceptor signals are paired in each nMOS 
differential pair. In our circuit, each differential pair is 
biased by a current I\. In the general case, different 
currents could be used in each differential pair to 
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Figure 1: (a) Photoreceptor schematic, (b) Spatial filter tuned 
for vertical edges, (c) Spatial filter tuned for edges tilted 30° to 
the right o f  vertical, (d) Quadratic spatial filter circuit.
The drain currents o f the differential pairs are 
summed into two currents: Ip and I„. These currents 
represent a differential current-mode encoding of the 
linear component of the filter (assuming the differential 
input voltages are in the millivolt range). Diode- 
connected pFETs turn these currents into voltages vp.tot 
and v For small input voltages, the difference between 
these two voltages AF is proportional to the difference 
between l,vpi and J.vpi.
These voltages serve as inputs to apMOS “antibump” 
circuit first proposed by Delbruck in 1993 [5], As long as 
all transistors are operated in the subthreshold region, the 
output current of this circuit is given by
1




Where A V  = vp.tot -  v„.tot and S  is the given by the ratio of 
transistor W/L ratios between the “middle” and “outer” 
transistors shown in Fig. Id:
(W /L \
(5)
In our design, we used (W/L)outer = 1 .8  y.m/4.2 |im 
and (W/L)middie = 4.2 |im/l .8 |im for a ratio of S  = 5.4.
Fig. 2 shows the set of spatial filters used for 
orientation detection in our chip. The “straight” filters are 
tuned for horizontal and vertical edges, which represent 
the sensor being properly aligned with respect to an 
indoor environment. The “left” and “right” filters are 
tuned to +30° rotations of horizontal and vertical edges 
and thus represent error signals in an attitude control 
system.
To reduce the size of the pixels in our imaging array, 
we used only three filters out of the possible six in each 
pixel. We divided the filters into two sets -  “set 1” and 
“set 2” -  and alternated these filters in a checkerboard 
pattern across our array. We also modified these filter 
patterns at the extreme corners of our array to compensate 




Figure 2: Spatial filters used in orientation sensor.
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Figure 3: Measured I-V response (circles) of quadratic spatial 
filter circuit from Fig. Id.
Each pixel produced three current-m ode signals -  one 
for each orientation category: straight, left, o r right. The 
output currents from each pixel w ere sum m ed across the 
im aging array to produce three global output signals from 
the chip. W e used off-chip transresistance am plifiers to 
convert the currents into three vo ltages w e call Fslraighl,
^lol'OO. a n d  KrighOO-
3. EXPERIMENTAL RESULTS
W e fabricated a 20 x 20 pixel array in a 3-m etal, 2-poly 
0.5-)im  C M O S process available through M O SIS. Each 
pixel m easured 88 jim x 88 jim , resulting in a total array 
size o f  1.76 mm x 1.76 mm. The total die size including 
pads w as 2.24 mm x 2.24 mm. W e used a single-polarity  
pow er supply o f  5 V  for all tests. B ias currents w ere set 
to  I\ = 23 nA  and I 2 = 0.90 nA. (In order to keep the keep 
the I2 current source in saturation, I\ m ust be set much 
greater than I2.) The chip consum es 120 )iW  o f  power.
The quadratic filter c ircuit w as tested by applying a 
differential voltage to all three differential pairs (see Fig. 
Id ) and m easuring the ou tpu t current Fig. 3 show s 
the m easured current as a function o f  input voltage 
(circles). The solid line show s an ideal quadratic 
function. For differential voltages less than ±80 mV, the 
circuit approxim ates the squared filter output w ith an 
additional o ffset current o f  0.2 nA.
Figure 5: Field o f view from Fig. 4 as seen by the on-chip 20 x 
20 photoreceptor array with 9 = 0°.
■
Figure 6: Field o f view from Fig. 4 as seen by the on-chip 20 x 
20 photoreceptor array with 9 = 30°.
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We mounted a custom-built wide-angle lens over the 
chip. Our optics gave the chip an average field of view of 
113° (101° from edge to edge, and 143° from corner to 
corner). The chip was mounted on a support that allowed 
it to be rotated to any angle 0.
The chip was oriented approximately 1 rn above the 
ground, facing an office door. A high-resolution 
photograph corresponding to the chip’s field of view was 
taken using a digital camera and fisheye lens attachment 
(Nikon Coolpix 995; Nikon FC-E8) and is shown in Fig. 
4. The output from the chip’s 20 x 20 photoreceptor array 
is shown in Fig. 5 for 0 = 0° and Fig. 6 for 0 = 30°.
The chip was rotated through a complete circle in 5° 
increments, and the summed output of the quadratic filters 
J'Waighb i^ciuo, and Frjgh,3o were recorded. We used off- 
chip op-amps to create the following voltages:
X o ) = \
s
S tra ig h t { 0 ) -
V A A i m ( ° ) + V \<ttvX0 )
(6)
(7)
Figs. 7 and 8 show these measured voltages as the 
sensor was rotated through from 0 = -180° to 0 = +180°. 
Solid lines on both graphs show ideal fits to sin(40) (Fig. 
7) and cos(40) (Fig. 8).
The “sine” response shown in Fig. 7 could be used as 
an error signal in a feedback system that stabilized the 
attitude of a flying vehicle, since this voltage goes to zero 
when the sensor is aligned with the dominant edges in the 
field of view (e.g., 0°, 90°). However, the “sine” response 
also goes to zero at intermediate angles (e.g., 45°), but in 
these cases the “cosine” signal could be used to 
disambiguate the true orientation angle.
4. CONCLUSIONS
Figure 7: “Sine” response measured as sensor is rotated in a 
complete circle. Vertical lines show orientations o f ±180°, ±90°, 
and 0°. Solid line is the function sin(40).
We have presented a single-chip visual orientation 
sensor capable of measuring the dominate edge direction 
in an image. The chip is small and low power, consuming 
only 120 ^W of power. This vision sensor could be used 
in concert with other sensors to maintain correct attitude 
in autonomous or semi-autonomous micro air vehicles. In 
this paper, we have demonstrated a forward-looking 
sensor that detects vertical angle. The sensor could also 
be positioned in an upward-looking configuration (using 
wide-angle optics) and be used to align a vehicle with 
respect to walls and corridors.
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